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Foreword
The National Aeronautics and Space Administrat ion and the Atomic Energy
Commission have established a Technology Uti l izat ion Program for the dissemina-
tion of information on technological developments which have potential utility
outside the aerospace and nuclear communities. By encouraging mul t ip le applica-
tion of the results of their research and development, NASA and AEC earn
for the public an increased re turn on the investment in aerospace research and
development programs.
The innovations in this updated series of compilations dealing with electronic
circuits represent a careful ly selected collection of items on electronic amplifiers.
Most of the items are based on well known circuit design concepts that have
been simplified or ref ined to meet demanding requirements for reliability,
s implici ty, safety, and environmental adaptabili ty. The items included in the
six sections should be of particular interest to the electronic technician and
hobbyist.
Addit ional technical informat ion on ind iv idua l devices and techniques can
be requested by circling the appropriate number on the Reader Service Card
included in this compilation.
Unless otherwise stated, NASA and AEC contemplate no patent action
on the technology described.
We appreciate comment by readers and welcome hearing about the relevance
and u t i l i t y of the in format ion in this compilation.
Ronald J. Philips, Director
Technology Utilization Office
National Aeronautics and Space Administration
NOTICE • This document was prepared under the sponsorship of the Nat ional Aeronautics and Space
Admin i s t r a t ion . Nei ther the United States Government nor any person act ing on behalf of the United
Slates Government assumes any l i a b i l i t y resulting from the use of the in fo rma t ion contained in ihis
document , or warrants tha t such use wi l l be free from privately owned rights.
For sale by the Nat iona l Technical I n fo rma t ion Service, Springfield, Vi rg in ia 22151. $1.00
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Section 1. Preamplfiers with Wide Dynamic Range
M I N I A T U R E ELECTROMETER PREAMPLIFIER EFFECTIVELY COMPENSATES
FOR INPUT CAPACITANCE
This preamplfier can be used wherever
stable wideband dc amplif icat ion from high
impedance sources is required. Typical applica-
tions include biomedical ins t rumenta t ion , video
amplifiers, and pH and ionization chambers.
An exceptionally high i n p u t impedance is
achieved with the use of a dual MOS transistor
in the input stage. The input signal is coupled
to the gate of Q1A which is one-half of the
dual MOS transistor employed in a differential
ampli f ier configurat ion. Temperature compensa-
tion is achieved automatical ly since both Ql A and
Q1B are diffused on a single substrate. Open-
loop gain is provided by Q2, Q3, and Q5. Re-
sistors Rl and R2 determine the drain currents
and are selected so that the temperature coef-
f ic ient of the gate-to-source voltage is approxi-
mately zero. R3 and R4. form a 2:1 negative
feedback potential divider which determines
the closed-loop gain. R5 shunted by Cl provides
the s tabi l i ty necessary to prevent the circuit
Q6 Output
from oscillating. The negative capacitance con-
trol, determined by the setting of R6, can be
reduced to less-than 1.0 pF.
Source: G. J. DeBoo and C. N. Burrows
Ames Research Center
(ARC-69)
Circle I on Reader Service Card.
SiC/Si DIODE T R I G G E R CIRCUIT PROVIDES AUTOMATIC
R A N G E SWITCHING FOR LOG AMPLIFIER
An automat ic ranging c i rcui t extends the
operating range of a logari thmic amplif ier
and increases its stability near the range switch-
over point. A silicon carbide (SiC) and silicon
(Si) diode pair provide hysteresis (bias voltage
offset) for a trigger c i rcui t that actuates a relay
at the desired range extension point . A trigger
circui t , consisting of a transistor-driven relay,
provides the range extension, while the diode
pair provides the voltage offset and increases
the s tabi l i ty .
If no hysteresis were provided at the i n p u t to
the trigger circuit, any noise associated with
the input current at or very near the range
switchover point would cause the extender
circui t to drop in and out on each noise
spike. To avoid this instabi l i ty , the SiC diode
is placed in parallel with the Si diode to provide
ELECTRONICS AMPLIFIERS
the voltage offset at the input to the trigger cir-
cuit. The forward bias voltage drop of the SiC
Log Amplif ier
appropriate voltage at the output to cover
the number of decades the system range has
been extended.
Output
+ 15 V
diode (1.6 V) and the 0.6 V bias of the Si
diode assure tha t the trigger circuit will not
energize and deenergize at precisely the same
inpu t current.
Al though this system provides a range
extension of two decades, any desired decade
extension can be obtained by selecting the division
factor of the input circuit, and adding the
-25 V
Trigger Circuit
Source: Tyco Laboratories
under contract to
Marshall Space Flight Center
(MFS-1879)
Circle 2 on Reader Service Card.
TINY BIOMEDICAL AMPLIFIER COMBINES HIGH PERFORMANCE
AND LOW POWER D R A I N
Vin
V0ut
-o + 4.2 Vdc
A t iny, high-performance ampl i f i e r u t i l izes
a d i f f e r en t i a l i n p u t to obtain a common-mode
rejection of 25,000 to 1. Because of its small
-4.2 Vdc
size and low power drain, it could be used
in the biomedical f ield for ampl i fy ing electro-
cardiogram and electromyogram signals and
P R E A M P L I F I E R S WITH WIDE D Y N A M I C R A N G E
could be mounted directly on an ambulatory
subject.
Emitter follower transistors Ql and Q2 pro-
vide the necessary high inpu t impedance of about
10 MQ. The different ia l output of the emitter
followers is converted to a single-ended signal by
a difference amplifier consisting of Q3, Q4, and
Q5. Q5 provides the difference amplifier with
the high emitter impedance necessary for high
common-mode rejection. The signal is fed
sequentially through emitter follower Q6, a
second difference amplif ier Q7 and Q8, a com-
mon emitter ampl i f ier Q9, and a f ina l emitter
follower Q10. Capacitance coupling in these
stages is minimized to provide good low fre-
quency response from 0.15 Hz. The amplif ier
exhibits a gain of 1,000 while drawing 5 mW of
power. This amplif ier has been constructed in
a weld-connected cordwood configuration hav-
ing dimensions of 2.0 cm by 1.7 cm by 0.9 cm
and weighing 4.5 grams.
Source: T. B. Fryer and G. J. Deboo
Ames Research Center
(ARC-41)
Circle 3 on Reader Service Card.
LOG AMPLIFIER INSTRUMENT MEASURES PHYSIOLOGICAL
BIOPOTENTIALS OVER WIDE DYNAMIC RANGE
The extreme dynamic range of biopotentials the stage is 1 Mfi. The inpu t transistors are
usually exceeds the capability of most recording
devices. The electronic amplifier shown in the
Calibration
Signal In •
direct-coupled to a difference amplifier con-
sisting of a matched pair of silicon PNP tran-
sistors, Q3A and Q3B. The output from the
second different ia l stage, Q3B, is coupled
Logarithmic Input Stage
Input
Input .
figure compresses the signal amplitudes without
resolution loss so that EEG signals can be
transmitted. The biopotential inputs are capacita-
tively coupled to .the miniature, low power,
solid-state signal conditioner which consists of
a two-stage di f ferent ia l preamplifier with a
low noise figure.
The differential input stage is a conventional
circuit employing two low-noise NPN transistors,
Ql and Q2, with capacitatively coupled inputs
and appropriately placed diodes to suppress
voltage overloads. The input resistance of
directly to an NPN amplif ier , Q4, which in
turn provides dc feedback to the base of Q2
for stabilization of the overall amplifier,
and feeds an amplified signal via a capacitor
to the logarithmic diode signal compressors,
(Dl and D2).
Source: R. T. Kado of
University of California at Los Angeles
under contract to
Ames Research Center
(ARC-10032)
Circle '4 on Reader Service Card.
MAGNETOMETER P R E A M P L I F I E R
The preamplifier, packaged as a thick-f i lm
hybrid circuit, is intended'for use in a magnetom-
eter,.where the stray dc field .must be extremely
low and all materials must be nonmagnetic.
-o
15 Vdc
Vout
Fabrication techniques allow miniatur izat ion,
and the planar layout simplifies compensation
of stray dc fields.
The preamplifier circuit has a high input
impedance suitable for operation with a silicon
photodiode. The low output impedance (achieved
by the emitter-follower Q3) can be matched
to drive up to 30 cm of coaxial cable. The .pre-
amplifier stage, consisting of Ql and Q2, has
a 3 dB bandwidth of 15 MHz when driven
from a low source impedance.
With proper choice of input resistor and
photodiode, the circuit can be used as a low
gain photodiode preamplifier at frequencies up
to 15MHz.
Source: P. A. Sedalis of
Philco-Ford Corporation
under contract to
Goddard Space Flight Center
(GSC-10931)
CirclcS on Reader Service Card.
TRANSISTOR CIRCUIT INCREASES RANGE OF LOGARITHMIC
CURRENT AMPLIFIER
The logarithmic current amplif ier shown in the
figure is capable of operating throughout a
range of 10-10 to 10'2 A. The amplif ier is
Output
C1
l\ Input
R1 l/^ R2
Logarithmic Element
Temperature Compensating Network
simple to operate and the calibration procedure
is straightforward. The wide dynamic amplifica-
tion range is achieved by placing a logarithmic
element in a feedback loop across the amplifier,
causing the output voltage to be proportional
to the log of the input current. Cl provides
circuit stabilization and Q2 provides temperature
compensation for Ql. The high input impedance
(10 Mfi) makes the amplifier well suited for
applications with electrometers and ionization
chambers.
Source: G.Gi lmourof
Westinghouse Astronuclear Laboratory
under contract to
- - - - - - .-- Space'NucIear Systems Office
(NUC-00018)
Circle 6 on Reader Service Card.
Section 2. High Power Amplif iers
WIDEBAND POWER AMPLIFIER
An economical power switching transistor
can be used in a 5 W power amplifier that
has a frequency response from 0.10 to 15 MHz.
out
This amplifier should find application in test
and calibration operations where an inexpensive
method of increasing power output is required.
Thirty dB of power gain can be achieved with
the simple circuit shown in the schematic.
Source: R. E. Calhoun of
North American Rockwell Corp.
under contract to
Manned Spacecraft Center
(MSC-13058)
Circle 7 on Reader Service Card.
+ 12 Vdc
SINGLE-TRANSISTOR CIRCUIT BOOSTS PULSE AMPLITUDE
A simple amplif ier circuit provides a voltage
pulse greater than that normally available from
emitter follower circuits to drive a 100 W trans-
V3 = V1 + V2
mitter. Capacitor storage, followed by common-
base switching, is accomplished with only one
transistor.
During circuit operation, capacitor Cl is
charged through Rl and R2 to the supply
line voltage VI. With no input signal, the
emitter and base of the transistor are at the
same potential and the collector is cut off.
With an input pulse V2 present, the potential
of Cl with respect to ground is increased by
V2. The emitter becomes more positive than the
base, and the transistor is switched on. This
action produces an output pulse, V3, equal to
VI + V2 (minus small losses in Cl and the
transistor).
In order for Cl to reach approximate f u l l
charge between pulses, the ratio of charge interval
to charge time-constant must be much greater
than the ratio of discharge interval to discharge
time-constant. The circuit produces an output
waveform at about twice the amplitude of the
supply line voltage V1.
Source: M. W. Matchett and T. Keon of.
Cutler Hammer
under contract to1
Goddard Space Flight Center
(GSC-501)
Circle 8 on Reader Service Card.
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MICROELECTRONIC POWER AMPLIFIER
The power amplifier shown in the figure can
serve as a prototype for the volume production
of push-pull power transistors for switching
or amplifying. The design provides flexibil i ty
for scaling either upward or downward, de-
pending on the power dissipation requirements.
The integrated push-pull power amplif ier is
fabricated on a single chip of silicon. The inter-
digitated power transistors occupy 80 percent
of the area, with the remaining 20 percent being
occupied by the resistors and diodes. The device
is hermetically encapsulated in a beryllia flat
package. Beryllia was chosen over other ceramics
because of its high thermal conductivity,
high electrical resistivity, and high dielectric
strength. Although the amplif ier can provide
an output of 10 A from an input current drive
of 1A, it is capable of current outputs several
times greater than the rated value.
'out
V0ut
Source: T. C. New of
Westinghouse Electric Corporation
under contract to
Marshall Space Flight Center
(MFS-13621)
Circle 9 on Reader Service Card.
Section 3. Communications Systems Amplifiers
GAIN AND PHASE-TRACKING AMPLIFIER
A comprehensive analysis of IF amplif iers
operating at 40.8 MHz was undertaken to
provide criteria for selecting the appropriate
matched transistors. With the use of matched
Signal
Input
-12 Vdc
+ 6 Vdc
DC Return
AGC Output
transistors, the adverse effects in a common-
base amplifier stage are minimized. Included in
this analysis is a mathematical model of the
AGC circuit shown in the figure. The optimum
AGC control voltage was determined, and mathe-
matical expressions were derived to enable the
design engineer to select devices for optimum cir-
cuit performance.
Source: Herbert L. Slade of
Radio Corp. of America
under contract to
• Manned~SpacecrafrCenter
(MSC-12277)
Circle 10 on Reader Service Card.
130 MHz AGC AMPLIFIER
The ampl i f ier shown can be used as the first
IF stage in a communication receiver requiring
a 50 0 interface between it and the AGC stage.
These receivers are required to handle high in-
AGC
cost considerably. The common-base dual-gate
MOSFET replaces complex diode attenuators
preceeding or between fixed-gain stages below
250 MHz, with a substantial savings in cost,
complexity, and control power.
Ql is used as a common gate amplifier
RF Signal
Input
 0
V0ut
put levels on the order of —4 dBm at the input
of the first stage. The amplif ier is designed
to provide gains of 18 to -34 dBm while
mainta ining an output level of -40 dBm with
a minimum bandwidth of 30 MHz. The ability
to apply 200 mV RF signals directly to the input
of the first stage is achieved with the use of
a dual-gate FET (Ql). The application of the
FET in place of conventional diode attenuators
simplifies the circuit design and reduces the
for the purpose of simplification, and Q2 is a
common source. Q3 provides a ground referenced
50 12 output source.
Source: R. Rheinlander of
Motorola Inc.
under contract to
Manned Spacecraft Center
(MSC-12290)
Circle 11 on Reader Service Card.
LOW NOISE, WIDE-BANDWIDTH IF PREAMPLIFIER
A comprehensive analytical evaluation of
circuit configurations, in terms of opt imum
overall wideband performance, resulted in the
development of a wideband IF preamplifier,
shown in the figure, which can be used in most
types of communications receivers. Its ex-
ceptional performance features include a 20 dB
power gain over the passband of 10 MHz to
COMMUNICATIONS SYSTEMS A M P L I F I E R S
100 MHz, with a passband ripple of 1 dB. Dur-
ing the in i t ia l design, the major problems
which hindered the achievement of a high
passband with a concurrent low noise figure
were found to stem from the di f f icul ty of
achieving a source admittance that was
the noise figure of 1.5 dB at 60 MHz if the
passband is from 20 to 120 MHz. The shunt-C,
series-L input matching network was found
to provide better overall performance from 10
to 110 MHz but had a marginal noise figure.
+ 20 Vdc c
(SV—•II o—I Matching
^
 lr
 ^" Network
260 nH
^ 2000 pF
i >
D
(A) Shunt-b Input Matching Network
C
150 nH
Figure 1A Two-Stage Amplifier
optimum with respect to the noise figure over
a wide bandwidth.
After a thorough analytical investigation, the
basic configuration chosen was a two-stage,
common-emitter amplifier with series feedback
in the second stage only (see fig. I A). The
design in Fig. IB provides a choice between
the two input matching networks (A and B) that
optimize performance over different portions
of the passband. Further computer analysis
showed that the simple, shunt-L network meets
-r- 19
 PF
(B) Shunt-c Series-L Input Matching
Network
Figure 1B
Source: W. S. Jones and G. R. Pierson of
Texas Ins t ruments
under contract to
Electronic Research Center
(ERC-10321)
Circle 12 on Reader Service Card.
VARIABLE GAIN AMPLIFIER
The design of this amplifier combines improved
input and output impedances with relatively.,
large "signal handl ing capability and an immuni ty
from the usual adverse effects of automatic
gain control (AGC). These advantages are
achieved through the use of two FETs, with
sources and drains in parallel, plus a resistive
divider for the signal, and bias to either of the
gate terminals. - — - ~ " ~
The ac signal is coupled into the circuit with
Cl, LI provides a high impedance to the ac
signal and a low impedance path for the AGC
potential, while C2, C3, and C4 (bypass capac-
itors) provide low impedance ac-signal paths. Rl
and R2 divide the ac signal and AGC potential
applied to the gate of Ql, and L2 and C5 form
a tuned resonant circuit which is the load im-
pedance at the ac operating frequency. The two
FETs, Ql and Q2, with their drains and sources
in parallel, and their gates tied together through
Since the signal is divided by the resistors,
larger signals may be used as Q2 approaches
cutoff for the same amount of distortion in the
drain current.
The grounded-base configuration of Q3
provides a low impedance drain load for Ql
AC Input C1
o—Ih
R1
o L1
02
Q1 'R2
C2
Vout
-O
R3 _ C3 < R4
AGC _ _
the resistive-divider Rl and R2, produce the
remote cutoff feature that makes the circuit
perform in a manner similar to that of a remote-
cutoff vacuum tube. At low values of AGC bias,
both Ql and Q2 contribute to the forward
transfer admittance. Since the signal is atten-
uated, Q2 does not contribute as much to
the forward transfer admittance under low
values of AGC bias as Ql does. As the bias is
increased, Ql approaches cutoff more rapidly
than Q2 because the bias applied to Q2 is also
divided by Rl and R2. As Ql approaches
cutoff, Q2 takes over control of the forward
transfer admittance of the circuit. The AGC
bias required to cutoff Q2 is larger than that re-
quired to cutoff Ql by a factor determined by
Rl and R2. With the proper selection of the
ratio of Rl and R2, the FET transfer charac-
teristic can be optimized for a smooth transition.
IC4
and Q2. This further reduces the reverse energy
transfer from drain-to-gate of Ql and Q2, and
therefore reduces input impedance variations
produced by the AGC.
This reduction is important, because input
impedance variations (as a function of AGC volt-
age) are virtually eliminated. This feature is
especially important in RF and IF amplifiers
where input impedance variations can alter the
bandwidth and center frequency of the previous
stage. The output impedance of Q3 remains
high and minimizes the variat ion in damping
across the load tuned circuit.
Source: G. H. Spaid
Goddard Space Flight Center
(GSC-10116)
Circle 13 on Reader Service Card.
COMPLEMENTARY PAIR BROADBAND TRANSISTOR AMPLIFIER
A wideband dis t r ibut ion amplif ier with a
bandwidth of 50 MHz can be used in commercial
radio, FM and television circuits. Additional
applications may include its use in pulse and
t iming circuitry in computers.
In operation, the input signal is attenuated by
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the voltage divider action of resistor Rl in
series with a thermistor. Transistor Ql acts as
an isolation stage, and a voltage amplification
Input R1
of 10 is achieved by the next stage, which in-
cludes Q2. The signal is then fed into a high-
impedance emitter follower Q3.
The complementary pair of transistors, Q4
and Q5, functions as a driver for the f ina l
output stages. The output impedance of the
complimentary emitter follower output stages
is very low, allowing them to drive low im-
pedance loads with low distortion.
Since the basic amplifier is a linear device,
required; 20 dB of AGC is obtained by varying
the resistance of the thermistor in the attenuator
circuit.
Source: G. D. Thomson, Jr. and
G. F. Lutes, Jr. of
Caltech/JPL
under contract to
NASA Pasadena Office
(NPO-10003)
an automatic gain control (AGC) system is Circle 14 on Reader Service Card.
Section 4. Buffer and Isolation Amplif iers
BUFFER AMPLIFIER PROVIDES INVERTED
AND NON-INVERTED OUTPUTS
A general purpose buffer amplifier, shown
in the figure, provides both inverted and non-
inverted output signals from a single input .
The two outputs are proportional to the input ,
or if need be, can be varied to suit the applica-
t ion. Similar components in the invert ing and
non-inverting stages eliminate the adverse
-effects^ of" component^ changes caused" by
temperature and aging.
In operation, Al is connected as an invert-
ing amplif ier in a standard feedback configura-
tion. A vir tual ground in the feedback loop
enables the output, V2, to act as a low im-
Inverting
Output
Non-Invert ing
A2 > f O Output
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pedance. A2 is connected as a non-inverting
un i ty gain amplifier in a feedback configuration
which also provides a low impedance output.
One important feature is the accurate track-
ing of the two outputs. This is achieved by
having Rl and R2 common to both amplif ier
gains so that any variations will affect both
outputs equally.
Source: C. A. Berard, Jr. of
Radio Corp. of America
under contract to
Goddard Space Flight Center
(GSC-11124)
Circle 15 on Reader Service Card.
FIELD EFFECT TRANSISTORS IMPROVE BUFFER AMPLIFIER
A uni ty gain buffer amplifier with a differ-
ential input stage has a faster response time
than bipolar transistors when operated at low
+ 18 Vdc
Input
-6 V
Output
current levels. The circuit shown in the schematic
has an extremely high input impedance,
low bias current requirements , and a wide
bandwidth. A basic tradeoff between input cur-
rent and bandwidth for optimum stability
enables the amplifier to operate with an input
bias current less than 10"8 A and a bandwidth
greater than 2 MHz. The offset temperature
stability for these conditions is 5 m V a t 3 5 8 K.
Source: Dynatronics, Inc.
under contract to
Marshall Space Flight Center
(MFS-00916)
Circle 16 on Reader Service Card.
AC-COUPLED ULTRAHIGH INPUT IMPEDANCE AMPLIFIER
High input impedance and low input capaci-
tance are achieved with a uni ty gain buffer
amplifier having positive feedback. The circuit
shown in the figure has an input impedance of
several hundred megohms and input capacitance
less than 1.0 pF.
The high input impedance is obtained by
positive feedback through Cl to the positive
input of the amplifier. The input capacitance
plus the capacitance to ground can be
cancelled by adding the feedback capacitor
C2 and adjusting R3.
Since the low frequency response is determined
primarily by Cl, the use of an electrolytic
Vin o
out
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capacitor is advisable. High frequency response
is limited by the operational amplifier. Using
a Ma 709 amplifier, the circuit can amplify
a 5 Msec wide pulse coupled through a 1.0 pF
capacitor.
Source: A. G. Birchenough
Lewis Research Center
(LEW-11154)
No further documentation is available.
AMPLIFIER PROVIDES DUAL OUTPUTS FROM A SINGLE SOURCE
WITH COMPLETE ISOLATION
An amplifier provides two outputs from a
singl.e input signal. Complete isolation from in-
put to output is obtained and the two outputs
can be grounded at different potentials. In
typical use, one output is employed as a control
signal while the second output provides signal
monitoring. Adaptations of this method for
achieving dual isolated outputs may be used
in devices other than amplifiers.
A low-level signal from a basic sensor such
as a thermocouple or strain gage is fed into
differential input terminals of the amplifier
through a twin conductor shielded cable. The
signal is modulated to achieve an equivalent
dc signal which is then coupled into a carrier
amplifier via isolation transformer Tl. After
amplification to the desired level, the signal
from the carrier amplifier is fed into output
demodulator A for conversion back to an
amplified duplication of the original signal.
The carrier amplifier signal is also fed into
demodulator B. In this path, however, trans-
former T2 and buffer amplifier Kl are added
ahead of the demodulator. Transformer T2 pro-
vides carrier signal isolation and buffer amplifier
Kl provides impedance isolation to prevent
demodulator B from introducing spikes back
into transformer T2.
Both demodulators, A and B, are simultan-
eously driven through separate isolated windings
of transformer T3. Output amplifiers K2 and
K.3 are included to provide low output im-
pedance characteristics and load driving capabil-
ity. No conductive paths exist between the
Input Signal
From Sensor
Demodulator
Drive
K1
Demodulator B
K3
input terminals and output A, between the
input terminals and output B, or between output
A and output B. The ground voltage level is
limited only by the breakdown voltages of
the transformers, which can be controlled at
the time of transformer production.
Source: C. R. Dipple of
Westinghouse Astronuclear Laboratory
a n d G . A . N e f f o f
Neff Instrument Corporation
under contract to
Space Nuclear Systems Office
(NUC-10056)
Circle 17 on Reader Service Card.
SIGNAL_CONDITIONER,_ISOLAIION ATTENUATOR-
The isolation attenuator signal conditioner
(see diagram) amplifies a positive dc low-fre-
quency signal input and provides isolation
between the input and output. The dc input
signal is first modulated (at the carrier fre-
quency of 2.2 kHz) with a square wave reference
signal of 7.5 V p-p.
The output, an amplitude-modulated square
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wave, is transformer coupled to the ac ampli-
fier. The ac amplifier includes an emitter fol-
lower input stage which drives the first of
arm of the potentiometer is capacitively con-
nected to an input of the ac amplifier so that
either positive or negative potentials can be
Vout
Modulator Transformer AC Amplifier Demodulator
three differential amplifier stages. Series feed-
back and summing are employed within
the amplifier for stability and control of the
modulated signal. The input modulated signal
and feedback signal are combined to produce
an error signal that is amplified and trans-
former-coupled to the demodulator. The de-
modulator is driven in synchronism with the
modulator. The resultant pulsating dc signal
is fed to a simple RC filter network, employing
a zener-diode network that limits the peak values
of the output signal. The zero-bias circuit
cancels any offsets which might occur in the
modulator or amplifier. Two zener-regulated
voltages of opposite polarity are connected
to the ends of a 20,000 fi potentiometer. The
selected. In addition, an integrated chopper
transistor is connected, emitter to emitter,
between the potentiometer arm and the con-
verter ground. The chopper transistor is driven
in synchronism with the modulator and de-
modulator. In this way, either positive or
negative square waves of variable amplitude are
injected into the ac amplifier input. This enables
the dc amplifier signal output to be adjusted
for null when the input signal is zero.
Source: G. Broxton of
North American Rockwell Corp.
under contract to
Manned Spacecraft Center
(MSC-15291)
Circle 18 on Reader Service Card.
Section 5. Amplif ier Circuits for Increased Reliabili ty
CIRCUIT PROVIDES OVERCURRENT PROTECTION
TO PUSH-PULL AMPLIFIER
The amplif ier circuit shown in the figure
limits the current output to a predetermined
level. This l imit ing action protects the push-pull
amplifier if the load is short circuited for any
reason. If an excess current through Rl causes
the voltage across it to equal the sum of the
diode voltages D3, D4, and D5, the circuit
starts to l imit the current to a value determined
by the value of Rl.
If Q2 tends to draw excessive current, D2
turns on and applies a voltage across the
emitter-base junct ion of Q3, opposite in polarity
Input
03
to that required to maintain Q3 in the conduc-
tion state. Conversely, should Q3 tend to draw
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excessive current, equal and opposite action
would take place in Dl and the emitter-base
junction of Q2, causing Q2 to turn off. Thus,
no high frequency oscillation or driving voltage
can cause both Q2 and Q3 to conduct at
the same time, thereby short-circuiting the volt-
age across the two output terminals.
Source: D. J. Skorra of
Honeywell, Inc.
under contract to
Manned Spacecraft Center
(MSC-12033)
Circle 19 on Reader Service Card.
GROUND EQUALIZER AMPLIFIER
In many electronic systems, both ac and dc,
potentials exist between grounds of various
parts of the system. The dc portion is generally
the ac current with no signal input; Rl is kept
very small to minimize the input power require-
ment. To prevent noise frequencies from appear-
Load
of little consequence, but the ac component can
induce noise and errors into the system. In the
circuit shown in the figure, the ground voltage
is fed into an ampl i f ie r and returned to
ground as negative feedback, thereby reducing
the ground voltage essentially to zero. The
amplif ier senses the voltage drop (Vp) between
Gl and G2 and produces a voltage rise ap-
proximately equal to Vp in the ground return.
This voltage rise is in phase with the excitation
voltages,"Vl and^V2, but as far as input-output
relationships, the amplif ier has an output which
is in phase with the inpu t .
Transistor Q2 carrys a dc current equal to
ing in the ground circuit, the ampli f ier must have
a high frequency response and must be decoupled
above its effective frequency band with a suit-
able capacitor. For optimum operation, the
signal returns should be grouped in each as-
sembly, and the composite grounds should
then be brought to the same potential by means
of a single amplifier.
Source: K.James of
_ General Motors Corp.
under contract to
Manned Spacecraft Center
(MSC-12058)
Circle 20 on Reader Service Card.
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CONTINUOUS REDUNDANCY DC AMPLIFIERS
The continuous redundancy technique,
shown in the figure, for dc amplifiers greatly
increases reliability in linear electronic systems.
Previously, redundancy techniques have had
such disadvantages as: double the power require-
ments, an increase in weight and space require-
ments, and a reduction in circuit gain upon
failure of either circuit.
In this arrangement the funct ional block
amplifier, made up of "n" parallel amplifiers,
acts as a single amplifier. All but one of the
amplifiers may be considered redundant. The
sum of the outputs is used for feedback, so that
a failure will result in increased outputs from
the remaining amplifiers.
The most common and serious failure for
any amplifier is opening or shorting of the B +
V0ut
supply voltage. A short to B-t- in a nonredundant
system generally causes complete loop fai lure.
In the redundant ampl i f ier , however, the other
paralleled amplifiers cancel out the effects of
the shorted amplif ier . The outputs of all the in-
dividual amplifiers are summed to provide a sin-
gle common output . The gain of each individual
amplif ier should be as large as possible, with the
only l imita t ion on the value being the necessity
of keeping the outputs of each stage as close to
zero as possible for a zero-volt i n p u t .
The dynamic range of the amplifier, how-
ever, is reduced by 3.75 volts. This reduced
dynamic range is the result of changing the
output of each working amplifier in order to
correct for the error voltage. If the normal
dynamic 'range was 10 volts, it would be re-
duced to 6.25 volts by one failure. The useful-
dynamic range would be less than 6 volts, thus
insuring that the fu l l linear mode would be
maintained.
This type of cont inuous redundancy applied
to dc amplifiers is superior to previous standby
techniques in that the redundant amplifier
suffers only reduced dynamic range and in-
creased offset. The gain and the phase response
of the redundant amplifiers are not affected
by a failure condition.
Source: F. C. Wellman
Marshall Space Flight Center
(MFS-12473)
Circle 21 on Reader Service Card.
AMPLIFIER GAIN CONTROL
An amplifier gain control has been developed
to reduce amplitude rise and fall times so
that circuits which malfunction with fast rise
signals can be operated correctly without ex-
posure to sudden large signals. The circuit shown
in the schematic reduces the amplif ier gain,
upon command, from unity to a min imum
value and back to unity, in a quasi-linear •
fashion, in a time period from 3 to 10 msec.
Ini t ia l ly , Cl is charged to -4.5V, which biases
Ql close to its conducting state. The reduce-gain
control inputs are open so that Q2 and Q3 are
off . Since Rl and R2 are equal, and Ql is non-
conducting, the signal output equals the signal
input; i.e., the gain is one. At To the reduce-
gain control is grounded, causing Q3 to provide
a constant charging current to Cl. The voltage
across Cl gradually increases, tu rn ing on Al
to increase the feedback and reduce the gain.
At a time near Tl, the resistance of Ql is
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Restore
Gain
10 msec •*•
ReduceGain J
sufficiently low that the circuit gain is less than
0.1 of the original value. At Tl, the reduce-gain
control is opened and the restore-gain control
is grounded, turning Q3 off and Q2 on. Q2 pro-
vides a constant current discharge path for Cl
and reverses the sequence. At time T2, Ql is
turned off and the original conditions are
restored. R4 and R5 provide a reference point
of one-half the signal to avoid unequal starting
points when the signal is positive or negative.
Source: J. E. Goodwin, R. O. Leighou,
and J. McGowan of
Martin-Marietta Corp.
under contract to
Marshall Space Flight Center
(MFS-14353)
Circle 22 on Reader Service Card.
SELF-CHECK CIRCUITS FOR AC AND DC AMPLIFIERS
Redundant monolithic operational amplifiers
can be used to increase the reliability of
electronic systems without an extensive increase
in size, weight, and number of components.
The dynamic self-test circuits shown in the
figures are designed to checkout and evaluate
operational amplifiers, with the aid of digital
processing equipment. The self-test circuits
can accept digital input commands and trans-
mit output data without-interfering with normal
system operation.
AC amplifiers can be tested with the frequency
detection scheme shown in Figure 1. Upon re-
ceipt of a digital command, a test-frequency
input is applied to Al and A2. The outputs
from both amplifiers contain the test fre-
quency with the same amplitude but phase
shifted Trad (180°). Since the test frequency
signals from both amplifiers cancel when com-
bined, the output from the summing amplifier
does not contain the test frequency, and system
operation is neither affected nor interrupted
during the test procedure. If either amplifier
fails, the test signal does not appear at A2.
A fil ter monitors the output of A2 and passes
only the test frequency. The output of this
filter feeds a comparator whose output (3V
logic level) _is^ applied to- the digital- data
acquisition system for further evaluation.
Each dc amplifier in the redundant circuit
may be tested using the level detection scheme
in Figure 2. Upon receipt of digital test com-
mand, an FET switch applies a saturation signal
to the amplifier under test. A comparator senses
A M P L I F I E R CIRCUITS FOR INCREASED RELIABILITY
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Test
Frequence
Test
Command
Test Signal
Level
Vout
Filter Test Out
Figure 1A
the amplifier output and initiates a control pulse
if the amplifier is functioning properly. Because
only one amplifier is tested at a time, the other
amplifiers are not disturbed and normal system
operation continues.
out
Test
Output
Bias
Figure 1B
Source: F. C. Wellman of
Sperry Rand Corp.
under contract to
Marshall Space Flight Center
(MFS-12474)
No further documentation is available.
AMPLIFIER CORRECTS ERRORS INTRODUCED BY LARGE SPURIOUS
INPUT SIGNALS
The amplifier circuit shown in the figure
eliminates significant measurement errors which
occur as a consequence of large spurious input
signals. The shift in the reference baseline as
a result of a large input signal prevents accurate
measurement of the small signals which are
intended to be measured. The solution to
this problem, which is common to such instru-
ments as nuclear particle detectors, is achieved
by the novel technique of applying a signal of
opposite polarity to correct the baseline shift .
The charge amplifier senses the amount by which
the reference baseline is shifted and applies
the proper signal to a high gain amplifier.
The output of the amplif ier is returned to a conr
trol circuit which shifts the baseline to its proper
level. As a result, a very small signal can be
measured even after a large spurious signal is
applied to the input .
The control circuit contains a zero crossing
comparator which causes the residual
—o start
Signal
Zero-Crossing
Comparator
V0ut
High Gain
Amplifier\mplifier
Sensor
correction charge to be removed as soon as the
baseline is returned to the original reference
level.
Source: L. C. Labarthe of
Labko Scientific, Inc.
under contract to
Goddard Space Flight Center
(GSC-11016)
Circle 23 on Reader Service Card.
Section 6. General Purpose Amplifiers
LOW POWER BIAS AND ERASE CIRCUIT FOR MAGNETIC TAPE RECORDERS
A bias/erase circuit provides the necessary bias
current for a group of modular, direct record-
ing amplifiers. It also provides a simple means
of erasing the tape using the same head as
During the half cycle when Q4 is turned on, Q2
is prevented from conducting, and the voltage
at the emitters of Q2 and Q3 approaches zero.
This quasi square wave is coupled through
+ 12 Vdc
Record
Signal
-12 Vdc
+ 5 Vdc
Bias
Frequency
that used for recording. An astable mult ivibrator
generates a square wave signal which is applied
to the bias frequency input of the record ampli-
fiers. Each record amplifier contains a chopper
amplifier, which switches between the dc supply
and ground, to produce a square wave at the
bias frequency. This square wave is then filtered
to remove the harmonic content and is supplied
to the record head as a low distortion current.
During normal recording, the square wave
from the bias oscillator causes Q4 to turn on
and off at the bias frequency of 400 Hz. When
Q4 is off, the voltage at the emitters of Q2 and
Q3 approaches the supply voltage (12 Vdc).
Rl and R2 to the filter, consisting of Cl, C2,
and L2, which removes the higher harmonics
and provides a low distortion sine wave at the
fi l ter output. This waveform is coupled to the
record head by means of C3, which is chosen
to resonate with the record heat inductance.
During the erase mode, circuit operation is
essentially the same as that of the record cycle.
The. only difference. is_.that 45 Vdc -level-is-
applied to the erase power input . With this
higher input , Q2 and Q3 generate a 44 V p-p
square wave voltage which increases the bias
erase current in the head to a level suff icient
to erase the tape completely.
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The most notable features of the bias/
erase circuit are: (1) good efficiency, because the
amplif ier transistors operate in a switching mode
rather than as a linear amplif ier ; (2) ampli tude
stabil i ty is improved since it is primarily de-
pendent on the value of the dc supply (normally
well regulated); and (3) the bias oscillator can
be a very simple relaxation oscillator. The only
critical requirement is that it be reasonably
close to a 50% duty-cycle square wave in
order to minimize the amount of second har-
monic component.
Source: A. E. Fisher of
Almond Ins t rument Co.
under contract to
Manned Spacecraft Center
(MSC-13808)
Circle 24 on Reader Service Card.
INPUT GATE CIRCUIT CONVERTED FOR USE AS A LINEAR AMPLIFIER
An input gate circuit containing MOS de-
vices can be used as a linear amplif ier . The
3-input NAND gate circuit shown in the f igure
Drain
Ground Output
transconductance mismatch. The values of Rl,
R2, R3, and R4 are selected to balance the high
input impedance ratios which are necessary for
- 24 Vdc
Output
Output
c—H
>m
X-P
i
Q1
rD2
i
<
<
£T-\Q2
*R3 I
Input 3
I
Source
MOS 3 Input Gate Circuit
contains the MOS transistors in series with the
source and drain.
The ac input signal is coupled through Cl
and C2 to the gate elements of Ql and Q2,
which form a differential amplifier. Rl and R2
form a voltage divider' that provides the dc
bias to Ql, and Dl supplies a constant current
of 2 mA to the source elements of Ql and Q2.
The diode combination of Dl and D2 establishes
the circuit balance regardless of temperature
variations and also overcomes the problem of
V0ut
Linear Amplifier Conversion
the MOS circuit operation. The important per-
formance parameter is a voltage gain which
is l inear over a frequency range of 4 Hz to
100 kHz. Above 100 kHz, the gain decreases
and is half-power at 180 kHz.
Source: T. P. Harper of
IBM
under contract to
Marshall Space Flight Center
(MFS-14265)
Circle-25 on Reader Service Can/.
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IMPROVED COMPENSATION CIRCUIT FOR DIRECT-COUPLED
AMPLIFIERS
A novel control circuit, shown in the figure,
compensates for the inherent temperature dr i f t
and offset of a closed-loop feedback amplif ier .
Disadvantages such as chopping spikes and
the undesirable dynamic characteristics of
conventional chopping circuits are minimized.
V0ut
Drift-Offset
Control Circuit
Drift Control
B-Side
O-A
Drift Control
A-Side Offset Control
.
 T__ Control A-Side
B-STde
I o-B:'TemPerature— Independent Currents
'D-Aar|d 'D-B: Linearly Temperature— Dependent Currents
The equivalent input voltage d r i f t is less
than 0.05 j"V/K over the temperature range of
233 to 373 K. Power turn-on and overload
settling are orders of magnitude faster than for
chopping-type amplifiers. The circuit inherent ly
allows monolithic integration of the entire
amplif ier in a 0.95 cm flat-pack.
Ql and Q2 are the input transistors of the
amplifier, and Rl and R2 form the emitter feed-
back network. Currents drawn from the R1-R2
nodes by the drift-offset control circuit
compensate for the inherent temperature dr i f t of
the amplifier.
Note: Title to this invention has been waived
under the provisions of the National Aeronautics
and Space Act [42 U.S.C. 2457'(f)], to the TRW
Space Technology Laboratories, One Space Park,
Redondo Beach, CA 90278.
Source: D. R. Breurer of
TRW Space Technology Laboratories
under contract to
Manned Spacecraft Center
(MSC-11148 and 11235)
SIGNAL CONDITIONER, DC AMPLIFIER
The ability of this dc amplifier to accept
input signals from 20 to 250 mV makes it ideally
suited for signal condit ioning applications in
data acquisition and electronic test systems.
The amplifier output, a maximum of 5 Vdc, is
proportional to the input signal.
The simple circuit design permits the use of
high-density packaging with a low-power con-
sumption. Important circuit parameters
include: reduced size; high input /output isola-
tion (greater than 100 Mfl); an input resistance
greater than 500 k£2; and a low output resist-
-ance_less-than_25012
As shown in the block diagram, the signal
conditioner amplifier contains a modulator, an
ac amplifier, dc-to-dc converter, and a demodu-
lator with an output filter. The funct ion of the
ful l-wave modulator is to chop (or modulate),
at a 2.2 kHz rate, the signal applied to the
input. The ac amplifier includes an emitter-fol-
lower input stage which drives the gain-setting
attenuator circuit. The amplifier is succeeded
by three differential amplifier stages, all direct-
coupled, with the last one feeding the output
emitter followers. Current supplied to the first
differential stage provides a current feedback
(depending on the common mode offset of the
output emitter followers, which tends to keep
both output emitter followers nominally
biased at 4 Vdc. Additional degenerative feed-
-l>ack_is_incor.por.ated_thro.ugho.ut_the_am.p.lif.ier_
stages to ensure stability.
The gain setting network, along with other
critical gain controlling resistors, is contained
within one un i t in which all resistor temperature
coefficients are matched to within 10 ppm/K.
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+ Vjn
18 Vdc
 0
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Input
V0ut
This ensures gain accuracy over the operating
temperature range. The ou tpu t signals are
Trad (180°) out of phase and are capacitively
coupled to the demodulator. The demodulator
and fil ter consist of two chopper transistor
switches whose collectors are connected
in parallel and whose emitters are connected
to one of the two ac amplifier outputs.
The zero bias circuit operates in such
a manner that it cancels any offsets which
might occur in - the modulator or amplifier.
The dc-to-dc converter is a conventional inverter
circuit which supplies +15 and -15 Vdc to
the ac amplifier, the zero bias, and the demodu-
lator circuits.
Source: R.T. Hirata of
North American Rockwell Corp.
under contract to
Manned Spacecraft Center
(MSC-11648)
Circle 26 on Reader Service Card.
STABLE AMPLIFIER HAS HIGH COMMON-MODE REJECTION
IN 753
Inverting
Input
-12 Vdc
Low-level dif ferent ia l signals having an un-
desirable common mode component are d i f f i cu l t
to amplify. If the signal source impedance is
high, the amplifier must have an extremely
high input impedance. The operational ampli-
fier circuit shown in the diagram combines the
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property of high input impedance with very
low dr i f t and exceptional stability. The abi l i ty
to operate the input stage at low collector cur-
rents, combined with the abil i ty to select the
transistors, decreases the noise figure below that
of monolithic amplifiers.
The gain of the amplifier can be selected
by changing the resistance ratio of R4 and R7,
and R3 and R6. Limi t ing the bandwidth without
affecting the common mode rejection of the over-
all amplifier circuit is accomplished by the
addition of Cl.
Source: J. Sturman
Lewis Research Center
(LEW-10712)
A'oJuriher documentation is available.
G E N E R A L PURPOSE EET AMPLIFIER WITH HIGH G A I N
AND LOW DISTORTION
High gain and low distortion are achieved with
a simple FET amplif ier that uses a current source
as a load.
Most Class-A FET amplifiers operating with
a load resistor have a gain equal to gmR where
Vdc
Vout
gm (mutual transconductance) is dependent upon
the amount of current f lowing through the FET.
When a large ac i n p u t is applied, the current,
I ,varies inversely to the output signal. Therefore,
the variation of gm and the gain results in a dis-
tortion of the output waveform. The novel
circuit shown in the figure reduces the distortion
with the aid of a current source Ql that acts
as the load impedance. The current source main-
tains I at a constant level, which in tu rn keeps
gm constant.
Other advantages obtained with this circuit
include a higher gain factor and a reduction in
power dissipation as a result of the smaller
voltage drop across the current source.
Source: J. M. Fawcett of
Westinghouse Electric Corp.
under contract to
Manned Spacecraft Center
(MSC-13107)
Circle 27 on Reader Service Card.
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